ExtIO_sddc.dll v1.01

It is a tentative version of ExtIO_sddc.dll  that can operate with BBRF103,  HF103, RX888 as the FX3 Arm code detects the hardware type used.


The sources are at https://github.com/ik1xpv/ExtIO_sddc/releases 
a compiled dll is at https://drive.google.com...
MD5 ef1579eeb47ee1fc4f3c8ec45520d81c extio_sddc_v1.01.dll

Copy the dll in a directory with HDSDR.exe and libfftw3f-3.dll.

Here a summary of changes.

- First, there are a lot of new bugs... I'm sure :-)

- The SDDC_FX3.img arm program detects the radio hardware.
    If there is not a programmable Si5351a  the radio is a HF103 and operates only in HF
    else
    if there is a pull up (led blue) on GPIO54 of FX3 the radio is a BBRF103
    else
    it is a RX888.

-The control protocol in between FX3 and ExtIO_sddc.dll is redesigned and the
programming of Si5351a and R820T2 is now made by the SDDC_FX3.img code.
It obtains faster communication and simplifies the ExtIO a little bit.

-The ExtIO_SDDC.dll dialog is minimalistic. Are there the antenna bias T controls, the Dith and Rand ADC controls.
( I think to remove Dith and Rand from future releases as they seem to me useless now. ?)
Calibration controls for gain (+/- 20dB) and frequency reference (+/- 200 ppm) are in the dialog.
The frequency reference calibration is made in software and operates on Si5351a pll in BBRF103 and RX888. In HF103 it changes the nominal ADC_FREQ and requires restart of HDSDR to set.


- The switching of HF and VHF modes and IF bandwidths is faster and possibly more reliable.

- To avoid the VLF mode tuning switch I moved the spectrum 1 MHz up so that now the tuning in HF is from -1MHz to 31MHz so that the useful band is 0-30 MHz. 

- The R820T2 gains are controlled via a single control.

This is a video of HF103:

Here a RX888 video:



. continue ..













Comments

  1. RadoMNovember 9, 2020 at 11:36 AM

    I cannot understand. If the frequency of the SiS can be NOT adjusted but CHANGED. This mean can I put clock frequency at 40 MHz and respectively ADC sampling speed of 40 MSps? I need different bandwidth and it makes no sense to have 64 MSps when flow is high and you just do not need such flow? did you finally intend to publish so named software model of this device? Mean all registers, IDs, addresses, end points, commands etc.

    ReplyDelete
    Replies
    1. ik1xpvNovember 10, 2020 at 10:12 AM

      If we have a reference given by a quartz at Fs 63.998 MHz instead of the nominal at 64 Mhz, this means that the ADC input sample rate is 63.998 Msps. The decimation is an integer ratio and therefore the bands are Fs/2 ..FS/ 32= 31.999 ... 1.9999375 MHz. If we inform HDSDR that these are the values we use, the tuning frequency and scales indicate the exact frequency of the received signals, taking into account the real frequency of the reference. This allows you to use non-trimmerable reference oscillators. If have an exact frequency reference or a trimmable one the correction is not needed and is set to zero.
      Currently a program restart is required to inform HDSDR that the correction value has changed.

      Delete
    2. RadoMDecember 2, 2020 at 6:28 AM

      Hello, I do not us it for SDR but for sampling HF signal. So What's happened after output and ExtIo I don't know and don't care. Idea is that I need to set SiS to 96 Msps/sec and have input Bandwidth only to 48 MHz .My signal is up to 6 MHz and I need to oversampling it 8x for better processing - its long discussion why is not good idea to sample signal at Nyquist/Cotelnikov limit. So you say that there are no problem to set SiS clock at 96 MHZ ( Msps/sec) and have 48 MHz Bandwidth
      Also I still await somebody to publish software model (which mean end point, register address, register value, end similar) that allow EVERYBODY to make his own driver for windows or module/device for Linux.

      Delete
  2. UnknownDecember 6, 2020 at 5:24 AM

    This comment has been removed by a blog administrator.

    ReplyDelete
  3. Vishal SharmaMarch 11, 2021 at 10:47 PM

    nice

    ReplyDelete
  4. jhonSeptember 22, 2021 at 11:30 PM

    Aberrant DSP SketchCassette crack
    I am very impressed with your post because this post is very beneficial for me.

    ReplyDelete

Post a Comment

Popular posts from this blog

A look into the RX-888 mkII

Image
  The RX-888 mkII designed by Justin Peng and Howard Su  arrived!   It is an evolution of the first RX888. The curiosity won out and I opened it. Be careful if you decide to open your device because two heat pads are used to carry the heat from the R828D and the LTC2208 to the aluminium case. I managed to slide them out without damaging them by moving the PCB very gently. A plastic wide stick may help to push out the pads and after to reassemble the radio. The PCB layout is similar to RX888 In HF the input attenuator is a  PE4312   covering a 31.5 dB attenuation range. This replaces the 0, -10 ,-20 dB attenuator of RX888.  It is followed by the low pass filter at 64 MHz.  Then two switches PE4259   select the HF input or the VHF tuner R828D produced by Rafael Micro that replaces the R820T2. The added transformer connects in a balanced way to the R828D IF outputs. An AD8370  digitally controlled variable gain amplifier (VGA) provides precision gain control, high IP3, and low noise figur
Read more

RX888

Image
Yesterday I received the RX888 designed by Justin Peng and Howard Su.  The first impression in o pening the shipping package  is that it is very small.    It is as big as the Cypress fx3 superspeed explorer kit ! Thanks to Guy Atkins'  SWLing post  I was able to resist the desire to open it right away to see the interior.   I started looking at HF. I connected it to my old I7-3770 pc and to the 10 meters wire antenna that I have on the balcony of my house.   My city is Turin and here the local transmitter in MW has frequency 999000 Hz synchronized to a high precision reference. I tuned this station and without calibration of the internal oscillator of R888 I measured an accuracy better than 1 ppm. This is not obvious after a transport of more than 10000 Km. In case there is the internal trimmer that allows you to calibrate the reference oscillator when you have a reliable reference. Frequency calibration test The ExtIO_RX888.dll v0.4 has the gain scale calibrated without subtractin
Read more

HF103 rc1

Image
HF103 is a HF only prototype of BBRF103  that started at the end of 2019. Thanks to Andrew G4XZL for ideas, test reports and advice.  Here after the modifications. Hardware: - It is designed for LW-MW-HF band only: 0-30MHz. - A Low Noise Amplifies has been added to improve NF of receiver. - The Clock reference used is a low noise xtal oscillator with lower phase noise and spurs than Si5351a.     - The RF attenuator of HF103 uses  DAT-31-SP+   - The PCB has been made larger 100x100 mm to increase spatial separation between components' groups (COVID style)  Here the  scheme and PCB layout . Some pictures of hardware Case  ADC and RF layout                                                                       LNA, filter, attenuator and xtal oscillator Software (still in evolution) : - The reference clock oscillator, that is the ADC sampling frequency has accuracy error. The error is compensated with a software trimming value into the ExtIO.dll's user interface dialog. - The ExtI
Read more